# Research Journal of Pharmaceutical, Biological and Chemical Sciences 

# Design and Simulation of Modified Symmetric and Asymmetric Multilevel Inverter. 

Thiyagarajan $\mathbf{V}^{\mathbf{1 *}}$, and Somasundaram $\mathbf{P}^{\mathbf{2}}$.<br>${ }^{1}$ Department of EEE, SSN College of Engineering, Kalavakkam, Tamilnadu, India, 603110<br>${ }^{2}$ Department of EEE, College of Engineering Guindy, Anna University, Tamilnadu, India, 600025.

## ABSTRACT

Multilevel inverters offers less distortion and less electro-magnetic interference compared with other conventional inverters. But it utilizes a large number of power electronic switches to achieve higher output levels. The main objective of this paper is to analyze the performance of the modified single phase multilevel inverter with reduction in number of switches. This inverter topology can produce9- level output voltage waveform during symmetrical operation and 17- level output voltage waveform during asymmetrical operation with only eight switches and four DC voltage sources. Since the proposed topology uses less number of components, the overall size and cost of the inverter is reduced considerably. The performance of the inverter is analysed for different switching angles and the results are presented. The simulation is done using Simulink /MATLAB software.
Keywords: Mulilevel inverter, Symmetric, Asymmetric, THD, Switching angle

[^0]
## INTRODUCTION

Multilevel inverter plays a significant role in the field of modern power electronics[1-2].The various commonly used multilevel inverter topologies are diode clamped, flying capacitors and cascaded H-bridge multilevel inverter [3-5]. The various advantages of multilevel inverter over conventional inverter includes less harmonic distortion, low dv/dt stress, low switching frequency and less electromagnetic interference [6-7]. The main drawback of the multilevel inverter is it requires large number of switches and associated gate driver circuit [8-9].

Many topologies of multilevel inverter have been proposed by various researchers over the last few decades. This paper proposes a new inverter topology with minimum number of switches. The proposed multilevel inverter uses four sources and eight switches. The proposed inverter can operate in both symmetric and asymmetric modes. The different modes of operation of the inverter is explained in Section-2. The different methods of calculating the switching angles are discussed in Section-3. The simulation results obtained using MATLAB/Simulink are presented in Section-4. The conclusion is presented in Section-5.

## PROPOSED MULTILEVEL INVERTER

The topology of the proposed inverter is shown in Fig.1. It consists of four sources and eight switches of equal rating. It can produce 9 -level output voltage during symmetrical operation and 17-level output voltage during asymmetrical operation.


Figure 1: Proposed Multilevel Inverter



Figure 2: Modes of Operation.
The different operating modes of the inverter during symmetric operation is shown in Fig. 2. In this, Fig. 2(a) shows mode-0 operation, where 0 V is obtained across the load. Fig.2(b)-2(e) shows the positive modes of operation, where the voltage obtained across the load is positive.

Fig.2(f)-2(g) are negative modes of operation, where the voltage obtained across the load is negative. The switching states during the symmetrical operation of the proposed multilevel inverter is given in Table 1.

Table 1: Switching states for symmetrical operation

| Mode | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{3}}$ | $\mathbf{S}_{\mathbf{4}}$ | $\mathbf{S}_{\mathbf{5}}$ | $\mathbf{S}_{\mathbf{6}}$ | $\mathbf{S}_{\mathbf{7}}$ | $\mathbf{S}_{\mathbf{8}}$ | Output Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode-0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
|  | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| Mode-1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{~V}_{1}+\mathrm{V}_{2}$ |
| Mode-2 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{~V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{4}$ |
| Mode - 3 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{~V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}$ |
| Mode-4 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $-\mathrm{V}_{1}$ |
| Mode-5 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}\right)$ |
| Mode-6 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}\right)$ |
| Mode-7 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}\right)$ |
| Mode-8 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |

The switching states during the asymmetrical operation of the proposed multilevel inverter is given in
Table 2.

From the table, it is clear that the ON state switches (i.e., conduction switches) to achieve any level of output voltage will be equal to 3 for the proposed inverter topology. This will considerably reduces the switching losses of the inverter. The comparison of the proposed inverter topology with the other existing topologies is given in Table 3. The parameters used for the comparison are number of dc
voltage sources and the total number of switches. It is seen that the proposed inverter uses minimum number of switches to achieve higher level output voltage as compared with other inverter topologies.

Table 2: Switching states for asymmetrical operation

| Mode | S ${ }_{1}$ | $\mathrm{S}_{2}$ | S3 | S4 | S5 | S6 | $\mathrm{S}_{7}$ | S8 | Output Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode - 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
|  | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| Mode - 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{V}_{2}$ |
| Mode - 2 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{V}_{1}+\mathrm{V}_{2}$ |
| Mode - 3 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $V_{4}$ |
| Mode-4 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{2}+\mathrm{V}_{4}$ |
| Mode - 5 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{4}$ |
| Mode - 6 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{3}+\mathrm{V}_{4}$ |
| Mode - 7 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}$ |
| Mode-8 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}$ |
| Mode - 9 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $-V_{1}$ |
| Mode - 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}\right)$ |
| Mode - 11 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $-V_{3}$ |
| Mode-12 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{3}\right)$ |
| Mode - 13 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}\right)$ |
| Mode - 14 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $-\left(V_{3}+V_{4}\right)$ |
| Mode - 15 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{3}+\mathrm{V}_{4}\right)$ |
| Mode-16 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $-\left(\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}\right)$ |

Table 3: Comparison of Total Harmonic Distortion

| Topology | Number of DC <br> sources | Number of DC <br> switches | Levels |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Symmetric | Asymmetric |
| Cascaded | 4 | 11 | 9 | 21 |
| Ref. [10] | 4 | 10 | 9 | 9 |
| Ref. [11] | 4 | 10 | 9 | 13 |
| Ref. [12] | 4 | 12 | 9 | 15 |
| Ref. [13] | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{9}$ | 13 |
| Proposed inverter |  |  | $\mathbf{1 7}$ |  |

## CALCULATION OF SWITCHING ANGLES

In this paper, two different methods of calculating the switching angles are analysed.

## Method-1

In method-1, the switching angles are determined by using the following equation:

$$
\theta_{i}=i \frac{180^{0}}{N} \text { where, } i=1,2,3 \ldots,\left(\frac{\mathrm{~N}-1}{2}\right)
$$

Here, the switching angles are averagely distributed over the range $0-90^{\circ}$.

## Method-2

The method-2 gives better output voltage waveform. In this method, the main switching angles are determined by,

$$
\theta_{i}=\sin ^{-1}\left(\frac{2 i-1}{N-1}\right) \text { where, } i=1,2,3 \ldots\left(\frac{\mathrm{~N}-1}{2}\right)
$$

Where, $\mathrm{N}=$ Number of output levels.
The switching angles corresponding to the period 0 to $90^{\circ}$ are called as main switching angles. For N -level inverter, there are ( $\mathrm{N}-1$ )/2 main switching angles [14]. The switching pulses obtained using different methods are shown in Fig. 3 and Fig. 4.


Figure 3: Switching Pulses for symmetric case (a) Method 1 and (b) Method 2.


Figure 4: Switching Pulses for asymmetric case (a) Method 1 and (b) Method2.

## SIMULATION RESULTS

The simulation results of the proposed multilevel inverter are presented in this section.

## Symmetrical Case

In symmetrical case, all voltage sources have equal magnitude. In the simulation analysis, the magnitude of the DC voltage sources are considered as $V_{1}=V_{2}=V_{3}=V_{4}=25 \mathrm{~V}$. The maximum voltage obtained as 100 V (i.e., $\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}$ ). The nine level output voltage obtained for different switching methods are shown in Fig. 5.


Figure 5: Nine level Output Voltage (a) Method 1 and (b) Method 2.


Figure 6: FFT Analysis (a) Method 1 and (b) Method2.
The FFT analysis of the nine level output voltage waveform for different switching method are shown in Fig. 6.

The simulation result shows that the THD of the output voltage waveform for the switching method 2 is less as $9.29 \%$ when compared with the method-1.

## Asymmetrical Case

In asymmetrical case, each voltage sources have different magnitude. For simulation analysis, the magnitude of the DC voltage sources are considered as $\mathrm{V}_{1}=\mathrm{V}_{2}=25 \mathrm{~V}$ and $\mathrm{V}_{3}=\mathrm{V}_{4}=75 \mathrm{~V}$. The maximum voltage obtained as 200 V (i.e., $\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\mathrm{V}_{4}$ ). The 17-level output voltage obtained for two different switching methods are shown in Fig. 7.


Figure 7: Output Voltage (a) Method - 1 and (b) Method 2.

ISSN: 0975-8585


Figure 8: FFT Analysis (a) Method1 and (b) Method2.
The FFT analysis of the 17-level output voltage waveform for different switching method are shown in Fig. 8. The simulation result shows that the THD of the voltage waveform for the switching method - 2 is also less as $4.87 \%$ during the asymmetrical operation when compared with the method-1. The comparison of THD results are given in Table 4.

Table 4: Comparison of Total Harmonic Distortion

| Case | THD (\%) |  | Output Level |
| :---: | :---: | :---: | :---: |
|  | Method-1 | Method-2 |  |
| Symmetrical | 25.79 | 9.29 | 9 |
| Asymmetrical | 17.72 | 4.87 | 17 |

Table 5: Comparison of Total Harmonic Distortion

| Case | THD (\%) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Method-1 |  | Method-2 |  |
|  | Proposed | [14] | Proposed | [14] |
| Symmetrical | 25.79 | 25.37 | 9.29 | 8.37 |
| Asymmetrical | 17.72 | 17.55 | 4.87 | 5.02 |

Table 5 shows the comparison of the THD of the output voltage waveform with the available reference.

## CONCLUSION

This paper proposed a new inverter topology with minimum switches. The main advantage of this inverter topology is it uses only four DC voltage sources to achieve 9 - level output voltage during symmetrical mode of operation and 17 -level output voltage during asymmetrical mode of operation. The two different methods are used to calculate the switching angles and the results are compared. The simulation analysis and the corresponding results are presented in this paper. The result shows that the switching angles obtained by method - 2 achieves less THD compared with method -1 for both symmetric and asymmetric operation.

## REFERENCES

[1] Alian Chen, Lei Hu, Lifeng Chen, Yan Deng and Xiangning He A multilevel converter topology with faulttolerant ability 2005; 20(2): 405-415.
[2] Thamizharasan S, Sudha L U, Baskaran J, Ramkumar S and Jeevananthan S Carrierless pulse width modulation strategy for multilevel inverters 2015: 8(10): 2034-2043.
[3] Nabae A, Takahashi I and Akagi H A New Neutral-Point-Clamped PWM Inverter 1981; 5: 518-523.
[4] Dargahi S, Babaei E, Eskandari S, Dargahi V and Sabahi M Flying-capacitor stacked multicell multilevel voltage source inverters: analysis and modelling 2014: 7(12): 2969-2987.
[5] Meynard T A, Foch H, Thomas P, Courault J, Jakob R and Nahrstaedt M Multicell converters: basic concepts and industry applications 2002; 49(5): 955-964.
[6] Edpuganti A and Rathore A K Optimal Low Switching Frequency Pulsewidth Modulation of Nine-Level Cascade Inverter 2015; 30(1): 482-495.
[7] Wu K D, Jou H L, Wu J C and Su J Y Seven-level cascade inverter with asymmetrical DC voltages 2017; 10(1): 112-119.
[8] Najafi E and Yatim A H M Design and Implementation of a New Multilevel Inverter Topology 2012; 59(11): 4148-4154.
[9] Corzine K and Familiant Y A new cascaded multilevel H-bridge drive 2002; 17(1): 125-131.
[10] Babaei E, Laali S and Bayat Z A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches 2015; 62(2): 922-929.
[11] Samadaei E, Gholamian S A, Sheikholeslami A and Adabi J An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters With Reduced Components 2016; 63(11): 7148-7156.
[12] Jayabalan M, Jeevarathinam B and Sandirasegarane T Reduced switch count pulse width modulated multilevel inverter 2017; 10(1): 10-17.
[13] Babaei E, Laali S and Alilu S Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units 2014; 61(12) 6664-6671.
[14] Luo F L and Ye H, Advanced DC/AC Inverters. CRC Press LLC, 2013.


[^0]:    *Corresponding author
    Email: thiyagarajanv@ssn.edu.in

