

Research Journal of Pharmaceutical, Biological and Chemical Sciences

Analysis of Mac Unit Using Vedic Multiplier and Sklansky Adder.

Kavitha Priya N¹, and Karthikeyan KV².

¹Student, M.Tech. VLSI Design, Sathyabama University, Chennai, India. ²Professor, Dept. of ECE, Sathyabama University, Chennai, India.

ABSTRACT

Digital signal processing is the one of the technologies in highly growing application areas like wireless communications, audio and video processing. In digital signal processor one of the main blocks is Multiplier and Accumulator (MAC) Unit. In this paper, the Multiplier Stage is done by using Vedic multiplier with Parallel-Prefix adder and the delay performance with ripple carry adder is compared. These days Parallel-Prefix adders are the commonly used adders due to the high speed computation properties. The speed of operation is achieved by the nature of Vedic multiplier. This paper presents the design of MAC Unit using Sklansky adder (Parallel Prefix adder). The Verilog HDL Code is use to design MAC Unit and the simulations are performed using the Xilinx ISE tool 10.1.

Keywords: Mac unit, sklansky adder

*Corresponding author



INTRODUCTION

Digital multipliers are the core mechanism of all digital signal processors. Speed of DSP is largely determined by the speed of its multiplier unit. Multiplier accumulator (MAC) operation is a commonly used process in various digital signal processing application. MAC unit operation is the key operation of most of the high performance microprocessors, FIR filters, etc.; normally a MAC unit consists of multiplier and accumulator part, where the accumulator stores the previous multiplication products. In multiplier stage it has three main stages. They are partial product stage, summation stage and final adder stage [9],[11]. In these three, final adder stage is responsible for speed and the delay. An efficient MAC unit high speed, low power, area and accuracy are very important. Critical path delay is the vital factor in determining the speed of the multiplier. Multiplier is not only the high delay block but also a major source of power dissipation [10]. So, the aim is to minimize the power consumption. It is of great consideration to reduce the delay by using an array of delay optimization. In this paper, in multiplier stage the design is done by using Vedic multiplier and the adder part is design by using various adder methods and their performances are compared. In adder stage Ripple carry adder [1] and Sklansky adder are used to design the MAC unit and their performances are analysed. In this work, two MAC Unit are designed. The first unit consists of Vedic Multiplier with Ripple Carry adder and second MAC unit consists of Vedic Multiplier with Sklansky adder (parallel prefix adder).

VEDIC MULTIPLIER

The formulate "Vedas" means understanding has derivational significance as standard and immeasurable storehouse of all knowledge. Vedic mathematics is based on 16 formulas (sutras) and 13 Upa sutras (corollaries) [5],[1]. All mathematical problems are solved mentally with these sutras. Vedic multiplier is different from conventional multiplier. The Vedic multiplier is based on the Vedic multiplication formulas. These formulas are designed for the multiplication of two numbers in decimal numbers systems [6],[12]. The main goal of Vedic mathematics is to be able to solve complex calculation by simple mechanism. The formula being very short their practical application becomes very simple. The advantage of Vedic multiplier, it can be easily realized on hardware. In this paper, the Urdhva Tiryagbhyam Vedic sutra is used to design the multiplier stage.

URDHVA TIRYAGBHYAM

Urdhva Tiryagbhyam sutra, Urdhva means vertically up/down and Tiryagbhyam means left to right or vice versa [1]. The advantage of Vedic multiplier is, if the number of bit increases, the gate delay and the area increase very slowly as compared to other multipliers. So it consumes less time, space and power efficient. Urdhva Tiryagbhyam algorithm is a wide-ranging multiplication formula appropriate to all types of multiplication.

Regard as multiplication of two decimal numbers (21×32) in Figure 2.1. In the beginning the LSB of equally the numbers are multiplied and added with earlier carry. This generates one of the bits of the bits of the result and a carry. In the subsequently step the LSB and the bit next to LSB are multiplied in a diagonally manner and the earlier carry is added with it. The similar process of vertical and crosswire multiplication is continual to get the final answer [6].



Figure 2.1 Urdhva Tiryagbhyam multiplication of two decimal numbers [6].



PARALLEL PREFIX ADDER

Parallel prefix adders are identified to have the greatest concert in VLSI designs. Prefix means the effect of the operation is depends on the initial inputs and parallel defines that it involves the execution of an operation in parallel. This can be done by segmentation into minor piece that are compute in parallel. This adder has bestperformance in VLSI technology. Parallel-prefix adders are more favourable in terms of speed due to the convolution O ($\log_2 N$) delay during the carry path compared to that of other adders [2].



Figure 3.1 Addition Procedure Using Parallel Prefix tree structure [7].

The Parallel prefix addition is ended in three steps, that shown in Figure 3.1. The first step is parallel prefix addition is to compute the Propagate and generate signals. By using these type of generate and propagate signals, carry input signals of all bit addition are generated, carry input signals are used in final addition to produce the sum output [7]. In this paper the Sklansky adderis used in the multiplier stage.

SKLANSKY ADDER

The Sklansky adder is also the tree adder family. Difference between the other adders and Sklansky adder is prefix network. It has dot operators. The square box is dot operators and the gray square box is empty dot operators and the Triangle refers to the buffer operation. The Figure 3.2 shows the structure of Sklansky adder [4]. In this Sklansky adder it consists of three cells. They are Black cell, Gray cell and Buffer cell. The Black cell, shown in Figure 3.3 performs AND-OR-AND logic operation. The Gray cell shown in Figure 3.4 perform AND-OR logic operation[3].



Figure 3.2 Structure of Sklansky adder[4]









The Sklansky type of tree adder is chosen due to its low power consumption than that incurred by other tree adder structures. The advantage of this adder is it has minimum logic levels and wiring tracks compare to other tree adders.

VARIOUS MULTIPLIER ARCHITECTURES

In proposed multiplier consists of 8-bit Multiplier and 8-bit adder stage. In multiplier stage 8-bit multiplier performs 4×4 Vedic multiplication operation [1]. Let us assume A and B is the 8-bit input. A= A0 A1 A2 A3 A4 A5 A6 A7 and B= B0 B1 B2 B3 B4 B5 B6 B7. Let's divide A and B each has two part A(0-3) and A(4-7) like that B(0-3) and B(4-7). This input is given to the 4×4 Vedic multiplier in A×B manner. Therefore, there are fourVedic multiplier (M1, M2, M3 and M4) are used for 8-bit multiplier. Each multiplier stage gives two pair of 8-bit output. The outputs of 4×4 Vedic multipliers are added accordingly to obtain final product. In this paper two adders are compared in multiplier stage. i.e.,(i) Vedic multiplier with 8-bit ripple carry adder [1] have shown in Figure 4.1 and (ii) Vedic multiplier 8-bit Sklansky adder shown in Figure 4.2.



Figure 4.1 Block diagram of Vedic Multiplier with Ripple carry adder [1]

May - June

2016

RJPBCS







PROPOSED MAC UNIT ARCHITECTURE

Proposed MAC Architecture is designed by using different adders. They are MAC Unit using Ripple Carry adder and MAC unit using Sklansky adder, the block diagram of proposed one is shown in figure 5.1. In the multiplier stage they produce 16-bit output. That 16-bit output is applied to the 16-bit adders input. To design the MAC unit 16-bit adders are used i.e., Vedic multiplier with 8-bit ripple carry adder output is given to the 16-bit Ripple carry adder input. Vedic multiplier with 8-bit Sklansky adder output is given to 16-bit Sklansky adder input. This 16-bit adder gives the 16-bit input to the accumulator. Accumulator Part gives the output. In this proposed MAC unit, accumulator operation is done by using D-flip flop. Generally, Accumulator part is act as a memory element. Then the proposed MAC Architectures are compared by their performance.





RESULT AND DICUSSION

In this work, multiplier stage and MAC unit are designed using Verilog HDL in Xilinx ISE 10.1 tool and Simulations are performed using Modelsim Altera-6.5 simulator. The Performances are compared for different multiplier and analyzed the delay of multiplier. Then the MAC unit are designed using these multiplier and the delay performance are compared.



Performance analysis of Multiplier Stage

Table.1 Delay Comparison of Multiplier stage

DELAY COMPARISON TABLE										
METHOD	LOGIC	ROUTE	TOTAL DELAY							
Vedic Multiplier with 8-bit Ripple Carry adder	15.717ns	10.136ns	25.853ns							
Vedic Multiplier with 8-bit Sklansky adder	14.963ns	9.351ns	24.314ns							

Performance Analysis of MAC Unit

Table.2 Delay Comparison of MAC Unit

DELAY COMPARISON TABLE										
METHOD	LOGIC	ROUTE	TOTAL DELAY							
MAC Unit using 16-bit Ripple Carry Adder	17.759ns	11.976ns	29.735ns							
MAC Unit using 16-bit Sklansky Adder	16.907ns	11.074ns	27.981ns							

SIMULATION RESULT OF MULTIPLIER

ŀ	/vedic/a	mm	11001100)00110011	00001111
ł	/vedic/b	mm	10101010	01010101	X11001100
ŀ	/vedic/p	xxxxxxxxxxxxxxxxx	10000111011111000	0001000011101111)0000101111110100
ŀ	y lvedic <i>i</i> w	XXXXXXXXXX	01111000	00001111)10110100
ŀ	vedic/x	XXXXXXXXXX	01111000	00001111)00000000
ŀ	/ vedic/y	XXXXXXXXXX	01111000	00001111	X10110100
ŀ	vedic/z	XXXXXXXXX	01111000	00001111	jooooooo
ŀ) /vedic/v	XXXXXXXXX	11110000	00011110	<u> (10110100</u>
ł) /vedic/u	XXXXXXXXXX	11110111)00011110	(10111111
4	/vedic/t	StX			

Figure 6.1 Simulation Result of Vedic Multiplier with 8-bit Ripple Carrey Adder

₽-∲/topmudule/a	00110011	10101010		0011001	1		
+	11001100	01010101		1100110			
±-4/topmudule/gnd	0000	0000					
±- ∲ /topmudule/p	0010100010100100	001110000111001	0	0010100	10100100		
±-🔶 /topmudule/w	00100100	00110010		0010010			
₽-�/topmudule/x	00100100	00110010		0010010			
±-🔶 /topmudule/y	00100100	00110010		0010010			
±-🔶 /topmudule/z	00100100	00110010		0010010			
±-🔶 /topmudule/v	01001000	01100100		0100100			
±-🔶 /topmudule/u	01001010	01100111		0100101			
🔶 /topmudule/t	StO						

Figure 6.2 Simulation Result of Vedic Multiplier with 8-bit Sklansky adder

May – June



SIMULATION RESULT OF MAC UNIT

₊- ✦ /vedic/a	11110000	1010	1010				1111000)				
₽-�/vedic/b	10101010	0011	0011				10101010					
🔶 /vedic/dk	St1											
🔶 /vedic/reset	St1											
₽-�/vedic/p	1001111101100000	0010	0001110	11110			1001111	101100000)			
⊥- ∲ /vedic/s	0011111011000000	0	0)0	<u>()))</u>	0)0	0)0	1)1	0)1	0)1	0) <u>1</u>	0)	1
₊- ✦ /vedic/o	1001111101100000	0	<u>0)</u> 0	<u>0)</u> 0	00	0)0	0)0	1)0	1)0	<u>1)0</u>	<u>1</u>)	<u>)</u>
🔶 /vedic/carry	St1											
₊- ✦ /vedic/w	0000000	0001	1110				0000000					
∎-� /vedic/x	10010110	0001	1110				10010110					
∎-∲ /vedic/y	0000000	0001	1110				0000000					
∎-�/vedic/z	10010110	0001	1110				10010110					
∎-🔶 /vedic/v	10010110	0011	1100				1001011					
⊥- ∲ /vedic/u	10010110	0011	1101				1001011					
🔶 /vedic/t	StO											



±-∲ /top_module/a	11001100	010	0101				1100110					
🗜 🔶 /top_module/b	11110000	1010	1010				11110000					
±	0000	0000										
🔶 /top_module/clk	St1											
🔶 /top_module/reset	St1											
∎-�/top_module/p	101111110100000	001	10000111	0010			1011111	01000000				
±-∲ /top_module/s	011111101000000	0	0 0	0)0	<u>0)</u> 0	0 (0	1 (1	0)1	0 1	0 (1	0)	1
₽-�/top_module/o	1011111101000000	0	0 0	0 <u>(</u> 0)	<u>0)</u> 0	0 (0	0 (0	1)0	1 0	1 0	1)	0
🔶 /top_module/carry	St1											
±-∲ /top_module/w	0000000	001	0010				0000000					
∎-�/top_module/x	0000000	001	0010				0000000					
₽-�/top_module/y	10110100	001	0010				10110100					
+	10110100	001	0010				10110100					
₽-�/top_module/v	10110100	0110	0100				10110100					
₽-�/top_module/u	10110100	0110	0111				10110100					
🔶 /top_module/t	StO											

Figure 6.4 Simulation Result of MAC Unit using 16-bit Sklansky adder

RTL SCHEMATIC OF MULTIPLIER STAGE



Figure 6.5 Schematic design of Vedic multiplier with 8-bit Ripple Carry adder

May – June

2016

RJPBCS

7(3) Page No. 362





Figure 6.6 Schematic design of Vedic multiplier with 8-bit Sklansky adder

RTL SCHEMATIC OF MAC UNIT



Figure 6.7 Schematic design of MAC Unit using 16-bit Ripple Carry Adder





CONCLUSION

This paper presents proficient multiplier-"Urdhva Triyagbhyam sutra" based Vedic multiplication with Sklansky adder. The designs and performances of multiplier stage and MAC Unit using various adders are

May – June

2016

RJPBCS



compared. On comparing the performance of multiplier and MAC unit designs, Sklansky adder used MAC Unit give minimized delay which mechanically increase the performance of the MAC Unit.

REFERENCES

- [1] Poornima M, Shivaraj Kumar Patil, Shivukumar, Shridhar K P, Sanjay H, "Implementation of Multiplier using Vedic Algorithm", International Journal of Innovative Technology and Exploring Engineering (IJITEE), ISSN:2278-3075, Volume-2, Issue-6, May 2013, pp.219-223.
- [2] David H.K. Hoe, Chris Martinez, Sri Jyothsna Vundavalli, " Design and Characterization of Parallel Prefix Adders using FPGA" 978-1-4244-9593-1/11 ©2011 IEEE, pp.168-172.
- [3] Dakupati.Ravi Sankar, Shaik Ashraf Ali, "Design of Wallace Tree Multiplier by Sklansky Adder", International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 3, Issue 1, January -February 2013, pp.1036-1040.
- [4] J.Sklansky, "Conditional-Sum Addition Logic" IRE. Transactions on Electronic Computer, Vol. EC-9, pp.226-231, 1960.
- [5] Arushi Somani, Dheeraj Jain, Sanjay Jaiswal, Kumkum Verma and Swati Kasht "Compare Vedic Multipliers with Conventional Hierarchical array of array multiplier", International Journal of Computer Technology and Electronics Engineering(IJCTEE) Volume 2, Issue 6, pp.52-55.Dec- 2012
- [6] Sumit Vaidya and Deepak Dandekar "Delay-Power Performance Comparison of Multipliers in VLSI Circuit Design" International Journal of Computer Network and Communication (IJCNC), Vol.2, No.4, July2010, pp.47-56.
- [7] Nurdiani Zamhari, Peter Voon, Kuryati Kipli, Kho Lee Chin, Maimun Huja Husin, "Comparison of Parallel Prefix Adder (PPA)", Proceedings of the World Congress on Engineering 2012, Vol 2 WCE 2012, July 4-6, 2012, London, U.K, pp.1-3.
- [8] Adilakshmi Siliveru, M.Bharathi, "Design of Kogge-Stone and Brent-Kung Adders using Degenerate Pass Transistor Logic", International Journal of Emerging Science and Engineering (IJESE) ISSN:2319-6378, Volume-1, Issue-4, February 2013, pp.38-41
- [9] K.Kalaiselvi, H.Mangalam, "Area efficient High Speed and Low Power MAC Unit", International Journal of Computer Application, Volume 67- No.23, April 2013, pp.40-44
- [10] A.Beamont-Smith and C.C.Lim, "Parallel Prefix Adder Design", Proceedings 15th symposium Computer arithmetic, pp.218-225, June 2001
- K. V. Karthikeyan and Jisha Mariam Jose, "A Novel Approach for Reducing Power in Programmable Truncated Multiplier", International Journal of Applied Engineering Research ISSN 0973-4562 Volume 9, Number 19 (2014) pp. 5871-5884
- [12] K.V.Karthikeyan, V.J.K.Kishor Sonti, S.K.Binu Siva Singh, "Performance Comparison of Traditional And Vedic Method of Polynomial Division", International Journal of Applied Engineering Research, ISSN 0973-4562 Vol. 9 No.26 (2014) pp. 8854-8857